Hybrid LDPC Decoder for High Error Detection and Correction Applications
Department of Electronics and Communication Engineering, National Institute of Technology, India
Keywords: Error correction codes, Iterative decoding, Linear code, Parity check codes, Turbo codes
In this paper, a low-power high-efficient Hybrid LDPC Decoder Architecture for high error detection and correction applications is proposed. The majority logic circuit is integrated with LDPC decoder ...